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The Satellite Signal Analyzer (S.S.A.) being designed and
constructed by students in the Satellite Communications Labora-
tory of the Naval Postgraduate School will provide Real Time
Spectrum Analysis of Communication Satellite UHF Signals. This
thesis documents the digital control and test unit subsystems
of this S.S.A. The digital control subsystem was designed and
built to interface the PDP 11/34 MINICOMPUTER to all digitally
controlled devices within the system. The control bus (CIB)
provides 32 BITS of digital control on a single board. The
TEST UNIT subsystem was designed and built to provide the
capability to monitor various signals within the S.S.A. as well
as conduct self-checks. The TEST UNIT is capable of measuring
the Noise Figure/Temperature of the system receivers, monitor-
ing the level and frequency of system signals, injecting sig-
nals into the receivers and transmitting signals to satellites.
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BIT SINGLE DIGITAL INFORMATION
BPF BANDPASS FILTER
BYTE EIGHT BITS
CIB CONTROL INTERFACE BOARD
CW CONTINUOUS WAVE
dB DECIBELS
dBm DECIBELS REFERENCED TO 1 MILLIWATT
DIP DUAL-IN-LINE PACKAGE
DMA DIRECT MEMORY ACCESS





HPA HIGH POWER AMPLIFIER
IEEE INSTITUTE OF ELECTRONIC AND ELECTRICAL ENGINEERS
IF INTERMEDIATE FREQUENCY
I/O INPUT/OUTPUT
LED LIGHT EMITTING DIODE
LSB LEAST SIGNIFICANT BIT
LSD LEAST SIGNIFICANT DIGIT
MAX MAXIMUM
MLS MAXIMUM LENGTH SEQUENCE
MSB MOST SIGNIFICANT BIT
MSD MOST SIGNIFICANT DIGIT
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NDR NEW DATA READY
PRS PSEUDO RANDOM SEQUENCE (MLS=PRS)
PSK PHASE SHIFT KEYING
NAVELEX NAVAL ELECTRONIC SYSTEMS COMMAND




R.F.I. RADIO FREQUENCY INTERFERENCE
SATCOM SATELLITE COMMUNICATIONS
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The present Satellite Signal Analyzer project, funded by
PME 106-1 of the Naval Electronic Systems Command (NAVELEX)
,
is the prototype version of a similar system which was con-
structed from March 1977 until September 1978. The purpose
of both was and is to provide "real-time" spectrum analysis




The S.S.A. will be an automatic spectrum analysis system
capable of displaying, simultaneously, nine channels of
FLTSAT on one video terminal, a wide band GAPFILLER channel,
an enlarged version of a single FLTSAT channel, a "waterfall"
time domain presentation display of one channel, or various
other displays which the operator may select.
Figure 1.1 represents the block diagram of the S.S.A.
presently being designed and constructed. Received satellite
signals enter the S.S.A. at either QUAD OE-82A Antennas or
the single OE-82A antenna and are coupled thru the identical
RF UNITS 1, 2, & 3. The SIGNAL SELECTION UNIT is basically a
routing network which provides the appropriate signals to the
proper equipment. The received satellite signal proceeds, for
processing, into the Spectrum Receivers (4 each) where it is
down converted and exists in the S.S.A. as an analog signal
14

























































































Satellite Signal Analyzer Block Diagram
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for the final time. This analog signal is converted to a
digital signal using the ADC boards designed and built in the
Satellite Communications Lab / 1 /.
This digital signal is sent to the SP400 ANALOGIC Array
Processor in order to convert the digital time signal into a
discrete frequency or spectral signal by taking the Fast
Fourier Transform (FFT) . The AP400 is capable of doint this
without the intervention of the MINICOMPUTER PDP 11/34 manu-
factured by Digital Equipment Corporation. At the completion
of the FFT, the AP400 does a DMA transfer into the memory of
the PDP 11/34. The PDP 11/34, therefore, is free to accomplish
multiple tasks such as control, display, system status moni-
toring and response, etc. until the AP400 is prepared to
transfer information about the received satellite signal fre-
quency components
.
The remainder of the system is designed to support the
previously discussed components or add additional capabilities
not related to the basic function of spectrum analysis and
will not be discussed here, with the exception of the Digital
Control Subsystem and the Test Unit Subsystem.
C. DIGITAL CONTROL BUS
The PDP 11/34, a 16-BIT minicomputer, will be accomplish-
ing such functions as digital control of various devices
(e.g. ROCKLAND SYNTHESIZERS) when not involved in a D.M.A.
of data from the AP400. The ROCKLAND synthesizers (5610A)
are digitally (ACTIVE-LOW or NEGATIVE TRUE LOGIC) programmable,
but require 32 3ITS of data to specify the output frequency
16

(.1 - 159.999999 MHz) of + 1Hz . An obvious need existed to
interface the 16 BIT PDP 11/34 minicomputer to the right 32
BIT 5610A synthesizer. In addition, the Control Interface
Board (CIB) must be capable of controlling all other devices
which are digitally probrammable and it must be a single
board, capable of being interchanged with other CIB's, regard-
less of the device to which it is connected.
The following, from Figure 1.1, are those devices which
are digitally programmable and will be connected to the CIB:
1. TEST UNIT
2. RF UNITS 1, 2, and 3




7. ANALOG/DIGITAL CONTROL AND CONVERTERS
8. FREQUENCY SYNTHESIZERS
D. TEST UNIT
The S.S.A. system will be capable of analyzing satellite
signals with power levels in the range of -150 to -85 dBm.
The test unit includes not only various manually selected
self tests such as spectrum analysis of received signals and
IF signals, but also a test transmitter for making roundtrip
measurements on satellite signals and the capability to mo-
dulate this signal with a pseudo-random sequence.
17

II. DIGITAL CONTROL BUS
A. DESCRIPTION
In order for the PDP 11/34 (16 BIT minicomputer) to
accurately and easily control the eight ROCKLAND 5610A syn-
thesizers, as well as all the other devices necessary, the
CONTROL INTERFACE BOARD was designed and constructed (ONE CIB
for each device)
.
B. PDP 11/34 DR11C OUTPUT
The parallel INPUT/OUTPUT (I/O) board of the PDP 11/34
is the DR11C. It provides one 16 BIT INPUT AND OUTPUT port
as well as one 16 BIT output only port. Since the PDP 11/34
has memory mapped I/O, it merely transfers information from
one location in memory to the DRllC location o- vice versa
when communicating with devices external (I/O) to the PDP
11/34. A strobe (or clock pulse), called NEW DATA READY (NDR)
,
is also provided to indicate to external devices that new data
is latched on the output lines . Each output line of the
DRllC is capable of driving only 10 TTL loads . Table I shows
some of the CIB specifications.
C. ROCKLAND SYNTHESIZER (5610A)
The ROCKLAND MODEL 5610A FREQUENCY SYNTHESIZER is a pre-
cision frequency generator capable of producing signals from
100 KHz to 159.999999 MHz with a +3 to +13 dBm leveled output





DATA SOURCE PDP 11/34 DR11C (Parallel I/O Board)
16 BITS
DATA LINES POSITIVE TRUE LOGIC
BYTE ORGANIZED
CONNECTED TO CIB DRIVER BOARD
CONTROL INTERFACE BOARD
D7 - DO = DATA BITS
S3 - SO = DEVICE SELECT BITS
Al, AO = BYTE SELECT BITS
NDR = NEW DATA READY
CONTROL BUS PACKAGE PRO LOG STANDARD
BUS 7000 SERIES CR16
ONE HALF RACK






1 2 4 8
10MHz 15 16 40 41
1MHz 17 18 19 20
lOOKHz 1 2 26 27
lOKHz 3 4 28 29
lKHz 5 6 30 31
100Hz 7 8 32 33
10Hz 9 10 34 35
1Hz 11 12 36 37
LOGICAL ONE = GROUND






ROCKLAND SYNTHESIZER Remote Frequency Control
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Remote frequency control is available by applying the
appropriate "logical ones" and "logical zeros" to the correct
pins of the remote frequency control connector. Figure 2.1
shows the correct pin connections for remotely programming
a desired frequency, however the programming will be dis-
cussed later.
D. OPERATION OF THE CONTROL INTERFACE BOARD
In view of the fact that the PDP 11/34 DR11C output can
drive only 10 TTL loads, a driver board was designed and con-
structed to provide (1) the capability to drive more than 10
devices and (2) the ability of the operator to visually in-
spect the DR11C information being sent to the CIB. Figure 2.2
shows the schematic of the DRIVER BOARD. Information from the
DR11C enters the DRIVER BOARD at the PDP 11/34 out pins (at
the right) and goes thru two inversions prior to reaching
the CONTROL BUS. The 3 .2KCI resistors on the output of the
2nd inverter are pull-up resistors required for the 7416 in-
verters open collector output devices). The 3 . 3K^ resistors
on the input will be needed for the COMPUTER SIMULATOR TEST
BOARD to be discussed later. The 7416 INVERTING HEX DRIVER
is capable of sinking 40ma (i.e., a low state). Since each
regular TTL input needs to sink 1 . 6ma / 2 / , the 7416 is able
to sink current for 2 5 TTL loads per line. The LED will draw
approximately 10.5ma on each line and the pull-up resistor
will draw approximately 1 . 5ma on each line for a low condi-
tion (i.e., 12ma total for a low condition) . This means the
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for which the second inverter can sink current. The CONTROL
INTERFACE BOARDS, to be discussed shortly, are packaged in
a STANDARD BUS 70 00 SERIES CR 16 MOTHERBOARD ONE HALF RACK
(manufactured by PRO-LOG CORP.). This rack has slots for
only 16 boards total, with one slot taken by the DRIVER
BOARD. Therefore, by confining the CONTROL BUS to one TTL
load per line per board, the DRIVER BOARD is capable of pro-
viding the current requried. Figure 2.3 shows the physical
layout of the parts on the CIB DRIVER BOARD.
The CONTROL INTERFACE BOARD now has 16 BITS plus the NEW
DATA READY pulse from the PDP 11/34 DRllC and must convert
them to 3 2 BITS for the ROCKLAND SYNTHESIZER and must hold or
latch the 32 BITS to prevent the synthsizer from an undesired
frequency change. The 16 BITS from the DRllC (only 14 of
which are used (Figure 2.2) are organized in the following
way, eight BITS for data to a device (DATA BYTE) , four BITS
for board selection (BOARD or DEVICE SELECT) , and two BITS
for selecting to which device pins the data is routed (BYTE
SELECT) . This bit organization will be discussed in greater
detail later. The eight data BITS (D7=MSB THRU D0=LSB)
,
Figure 2.4, are applied to U3 (74116 DUAL 4 BIT LATCH) thus
ensuring only 15 TTL loads on each of these lines (one TTL
local per line per board) . This latch acts merely as a
driver for U4 , U5 , and U7 . Because the enables of U3 are
tied to ground, the data on the input pins 22, 20, 18, 16,
10, 8, 6, and 4 goes immediately to the output pins of U3
,





input pins of U4 , U5 , U6 , and U7 . The four BOARD SELECT BITS
(S3, S2, SI, SO) determine the device to be controlled. One
board equals one device unless more than 32 BITS of control
are needed for a device (e.g., SIGNAL SELECTION UNIT). The
four BOARD/DEVICE SELECT BITS (S3=MSB, S2, SI, S0=LSB) applied
to pins 15, 13, 12, 10 of U2-7485 (comparator) are compared






, B.,, B Q
from the DIPSWITCH (DEVICE ADDRESS or
BOARD ADDRESS) then the A=B output of U-2 goes from negative-
to-positive. The 2 Bits (A =LSB, A=MSB) for selecting the
device pins to which data is routed are applied to Ul-74155
DECODER pins 13 and 3. NEW DATA READY is a positive-to-nega-
tive going pulse which strobes the decoder to produce a posi-
tive-to-negative strobe of Ul pins 4, 5, 6, or 7 depending
upon the digital value on A and A . Three factors must
occur before the DECODER Ul puts a strobe out (1) the PDP
11/34 DR11C must have sent 14 BITS thru the DRIVER BOARD to
the CONTROL BUS and (2) the COMPARATOR must have S =B , S =
B~, S =B, , S
n
=B and as a result mush have made Ul pin 1 go
positive and (3) the new data ready pulse must arrive. It
should be noted, if the COMPATATOR does not recognize a match




or all of these) then
no strobe is applied to any of the latches U4 , U5 , U6 , U7 and
no data is latched into the devices, regardless of any other
signals. The decoder Ul now makes either pin 4, 5, 6, or 7
go from positive-to-negative in one of the four following







= 0, then Ul PIN 5 goes negative; (3) if
A =0 and A
Q
=1, the Ul PIN 6 goes negative; and (4) if A =0
and A =0, the Ul PIN 7 goes negative. By making one of
those four pins go negative, one of the DUAL 4 BIT LATCH
ENABLE lines are strobed. The strobing of U7 pins 2 and 15,
for example, will cause the data on the input pins of U7 to
be "LATCHED" into U7 and be applied to pins 32, 31, 30, 29,
39, 37, 35, and 3 3 of the connector to which the device is
connected. In the case of a ROCKLAND SYNTHESIZER the 10MHz
and 1MHz DIGITS would be changed. One will note the difference
in pin numbers on Figure 2.1 for the ROCKLAND SYNTHESIZER and
the pin numbers on the OUTPUT of EACH LATCH U4 , U5, U6, and
U7 (Figure 2.4) . This was necessary due to the various num-
bering schemes on the connectors utilized. One strobe ..-. (enable
0,1,2,3) for each byte of control was provided for use if the
device is not a ROCKLAND SYNTHESIZER but requires a strobe to
indicate to a device to accept new data. The PINS 12, 2, 4
and 6 of U8 are not connected to PINS 36, 38, 40 and 46 of
the output connector Jl but must have a discrete wire (jumper)
to connect them together. In addition the pins 12, 2, 4 and
6 of U8 will require discrete pull-up resistors to +5V because
U8-7416 has an open-collector output as previously mentioned
in the C.I.B. DRIVER BOARD. Figure 2.5 shows the physical




































E. REMOTE CONTROL OF DEVICES USING PDP 11/34
Figure 2.6 is the data format required for the PDP 11/34
DR11C to communicate from the CIB and to a particular device
with an example given. The digital word 065032 is allowing
BYTE 2 (i.e., CIB output connector Jl PINS 4, 2, 3, 1, 8, 6,
7, 5) to be "LATCHED" on DEVICE 6 with data D7=0, D6=l, D5=l,
D4=0, D3=l, D2=0, Dl=l, D0=0 . In the case of a ROCKLAND
SYNTHESIZER, Figure 2.7 shows the programming method.
F. TEST BOARDS
The following will be a description of the three test
boards designed to trouble-shoot either the CIB or the ROCK-
LAND SYNTHESIZERS or BOTH.
The COMPUTER SIMULATOR board takes the place of the PDP
11/34 DR11C and is a board consisting of a set of DIP Switches
which either apply ground to the input lines of the CIB DRIVER
BOARD or apply nothing. The 3 . 3kf2 resistors on the input
lines to the 7416 HEX inverters of Figure 2.2 are pull-up
resistors included so as to always pull the input lines high
(+5V) unless pulled low by either the PDP 11/34 DR11C or by
the COMPUTER SIMULATOR. A push button momentary switch is
included on the COMPUTER SIMULATOR to simulate the positive-
to-negative New Data Ready pulse. Figure 2.8 shows the sche-
matic of the computer simulator and Figure 2.9 shows not only
the component layout but also which DIP switches apply to
data bits, board or device select Bits, and Byte select Bits.
Appendices A and B discuss testing procedures using various
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10MHz X 12 ^ 1100
PINS OF REMOTE FREQUENCY CONTROL ON
ROCKLAND
(i.e., PIN 41=GND, PIN 40=GND, PIN 16=+5 , PIN 15=+5)
(i.e., PIN 20=+5, PIN 19=+5, PIN 18=GND , PIN 17=GND)
(i.e., PIN 27=+5, PIN 26=GND, PIN 2=+5 , PIN l=+5)
(i.e., PIN 29=+5, PIN 28=GND, PIN 4=+5 , PIN 3=GND)
(i.e., PIN 31=+5, PIN 30=GND, PIN 6=GND, PIN 5=+5)
0111 (i.e., PIN 33=+5, PIN 32=GND, PIN 3=GND, PIN 7=GND)
1000 (i.e., PIN 35=GND, PIN 34=+5 , PIN 10-+5, PIN 9=+5)
1001 (i.e., PIN 37=GND, PIN 36=+5 , PIN 12=+5, PIN 11=GND)
^he four sets of 16 data BITS from the PDP 11/34 DR11C to the
CONTROL BUS would be as follows for the ROCKLAND SYNTHESIZER





































The Four Digital Octal Coded Words Would Be
141473 = BYTE 3 = CHANGES MSD & 2nd MSD td 123. MHz on DEVICE
14
042472 = BYTE 2 = CHANGES 3rd & 4th MSD to .45MHz on DEVICE
14
063471 = BYTE 1 = CHANGES 5th & 6th MSD to 6 . 7KHz on DEVICE
14
10447 = BYTE = CHANGES 7th & 8th MSD to 8 9Hz
Figure 2 .
7
Programming A ROCKLAND MODEL 5610A Synthesizer
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The DEVICE SIMULATOR is a board which substitutes for
synthesizers or other devices under control of the PDP 11/3 4
DR11C or the COMPUTER SIMULATOR. The DEVICE SIMULATOR is
merely a set of LEDs connected to the output of any one of
the C.I.B.'s. As the PDP 11/34 DRllC or the COMPUTER SIMU-
LATOR communicates thru the driver board and on thru the CIB
(to which the DEVICE SIMULATOR is attached) the LEDs can be
observed to change. Figure 2.10 shows the schematic and
Figure 2.11 shows the component layout of the DEVICE SIMULA-
TOR.
The ROCKLAND SYNTHESIZER TESTER has been designed and is
under construction. Its purpose is to apply GROUND (LOGICAL
ONE) or +5V (LOGICAL ZERO) to the same pins of the REMOTE
FREQ. CONTROL CONNECTOR as the CIB (i.e., to SIMULATE the
CIB). Figure 2.12 shows the schematic for the ROCKLAND
SYNTHESIZER TESTER. This TESTER may be used to test any
digitally programmable device driver by the CIB within the
S.S.A.
G. CIB TERMINATOR
The purpose of the CIB TERMINATOR BOARD is to provide a
termination impedance on each line of the CONTROL BUS. This
termination impedance presents the electrical "appearance"
of an almost infinitely long CONTROL BUS. In other words,
signals which are on the CONTROL BUS, going from the driver
board to a particular CIB, will propagate in one direction
on the CONTROL BUS and finally be absorbed by the TERMINATOR.
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DRIVER BOARD, reach the electrical end of the CONTROL BUS. and
then reflect back in the direction of the DRIVER BOARD. More
simply said, the CIB TERMINATOR eliminates reflections and
the resultant standing waves caused bv reflections. Figure 2.13
shows the schematic and Figure 2.14 shows the COMPONENT LAYOUT
of the CONTROL INTERFACE TERMINATOR BOARD. C16 (lOyfd ELECTRO-























































































































The ability to observe signals of any system while opera-
ting is a luxury which the operators and maintenance personnel
would gladly have. The tolerances of the S.S.A. R. F.
RECEIVER hardware makes this a necessity.
Figure 3.1 is a basic block diaqram of the TEST UNIT (i.e.,
several pieces of hardware were omitted merely for simplicity
of initial exposure) . Table II shows some of the capabilities
of the test unit. The NOISE FIGURE TEST applies a known vol-
tage to a noise diode in the "front-end" (RF SECTION) of
each receiving system. This known voltacre will cause the
noise diode to inject a known amount of noise into the RF
PREAMP to test all S.S.A. and WSC5 receivers. The SPECTRUM
ANALYSIS section provides the capability to monitor S.S.A.
svstem signals: Two RF TRANSMIT (XI f X2) signals, three RF
RCVR (RSI, RS2, RS3,) signals, and three I. P. RCVR (RC1. RC2
,
RC3) signals. In addition, the operator may select a "MARKER"
frequency, displayed on a TEKTRONIX 7613/7L12 SPECTRUM ANALYZER
in order to determine accurately the freauency being displayed.
This PSECTRUM ANALYSIS section should not be considered a part
of the S.S.A. 's ability to do spectrum analysis on satellite
signals. The R.F. section of the TEST UNIT generates the
proper frequency and power necessary to transmit a signal to
























































































100 WATTS (ldB power resolution)
TWO ANTENNAS
31dB POWER CONTROL RANGE
240-270 MHz
-150 to -85 dBm
THREE FRONT-ENDS
RSI, RS2, RS3 240-270 MHz
RC1, RC2, RC3 60-90 MHz
XI, X2 290-320 MHz
LENGTH = 511 (2 9 -l)





a constant power level is provided to the input of the Hi PWR
AMP (H.P.A.). The H.P.A. has a 30dB GAIN. With an inout power
of 30 dBm, the H.P.A. is capable of transmitting 100W MAX to
each antenna or the dummy load. A pseudo-random sequence
generator is provided, with eight selectable clock-rates in
order to transmit a PSK modulated signal. The RF section
also provides an attenuated signal which can be used to inject
a known frequency and power signal into the spectrum receivers
(RTl. RT2, RT3)
.
B. NOISE FIGURE TEST SECTION
The NOISE FIGURE TEST has been desiqned and is under con-
struction. The purpose, as previously stated, is to inject a
known amount of noise and therebv measure the NOISE FIGURE of
all the receivers. This is done as shown in Figure 3.2.
Figure 3.3 shows the schematic of the NOISE FIGURE TEST. NT1
and NT2 are both provided to measure the NOISE FIGURE of the
two RF UNITS immediately after the QUAD OE82 antennas (Figure
1.1) .
C. SPECTRUM ANALYZER SECTION
This section, as previously mentioned, allows the opera-
tor the ability to display, on the TEKTRONIX SPECTRUM ANALYZER
7613/7L12, thos SSA signals of interest: RSI, RS2 , RS3, XI,
X2, RC1, RC2 , RC3 and also provides the operator with a






k = BOLTZMAN'S CONSTANT
P. = PRESENT SYSTEM INPUT POWER
P_ = SYSTEiM POWER (WITH NOISE DIODE ON)
r
T = TEMPERATURE OF ANTENNA
A
T = TEMPERATURE OF RECEIVER
T = TEMPERATURE OF NOISE DIODE
Top= TR+TA = SYSTEM OPERATING TEMPERATURE
Y = Y-FACTOR DUE TO NOISE DIODE
p
i

































SI IS A DOUBLE-POLE, DOUBLE-THROW, CENTER REST,
MOMENTARY SWITCH
NT1 = NOISE TEST #1
NT2 = NOISE TEST #2
Figure 3 .
3
Noise Figure Test Schematic
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The selection of RSI, RS2, RS3 /240-270MHz_7, or XI, X2
/290-320MHz7, or RCl, RC2, RC3 /60-90MHz/ for display on the
TEKTRONIX 7613/7L12 SPECTRUM ANALYZER (called TEKTRONIX or
7613 or SPECTRUM ANALYZER hereafter) will be discussed in
greater detail later, but for now assume RSI has been selected
with a push-button and the lamp beneath it has been illuminated.
The signal RSI (240-270 MHz) arrives at LORCH SWITCH S5 of
Figure 3.4 from the RF "FRONT-END" of the SPECTRUM RECEIVERS.
The operator selection (push-button action) of RSI will route
the signal thru S5 to the ANZAC AMPLIFIER, thru a coupler and
into the 7613 for display and power level measurement. Assume
now that the operator desires to measure the frequency of RSI
using the "MARKER". The thumbwheels which vary the frequency
of the SM160 FREQUENCY SYNTHESIZER will be discussed later in
more detail. But, presently, the operator selects the fre-
quency at which he desires the MARKER to be (e.g., 243.000MHz)
.
The SM160 is capable of generating frequencies from 20 to 260
MHz. The signal out of the SM160 will be 63 MHz so that when
mixed with 180 MHz the resultant frequency will be 243.000MHz
at the input "2" to SWITCH S4. Due to the fact that the
operator has not only selected "MARKER ON" , but also dialed a
frequency which is valid for RSI, the control of S4 is such
that the 243MHz passes thru S4 thru the 20dB coupler and is
super-imposed on the screen of the 7613 with the RSI signal.
If RCl, RC2, or RC3 were selected, "MARKER ON" was selected,
and a frequency from 60-90MHz was dialed on the THUMBWHEELS



































































the MARKER both of which would be in the 60-90MHz range. An
explanation of the SM16 FREQUENCY SYNTHESIZER and THUMBWHEELS
is appropriate at this point. The SM160 frequency synthesizer
is a digitally programmable, single board frequency generator
with frequency resolution of lKHz capable of generating fre-
quencies from 20-160MHz. The RC1, RC2 and RC3 are the only
signals in this range (60-90MHz) . Each digital programming
line for the SM160 comes directly from Figure 3.5 and Figure
3.6 and directly from the THUMBWHEELS with the exception of
PINS 5, 4, 3, 2, and B.
These five programming lines are attached to a 74186-64
WORD X 8 BIT PROM (FUZEABLE LINK) . This PROM has been program-
med in order to ensure the SM160 produces the proper frequency
based on the numbers dialed on the THUMBWHEELS. Appendix C
covers the operation of these THUMBWHEELS. Figure 3.7 is a
component layout of the pull-up resistors required to make
the thumbwheels operate. Table I shows the selection of the
THUMBWHEELS and the resultant frequency out of the SM160.
Appendix D cover the programming of the 74186 PROM. This
system produces the MARKER frequencies desired using only
the SM160 and 74186 PROM. The logic for switch S4 (i.e.,
whether to select a frequency which is mixed with 180MHz or one
which is not) will be covered later. The PROM also has one
other unique feature programmed into it. That feature is an
indicator to the operator that he has selected a frequency
from 60-99. 999MHz, 240-279 . 999MHz or 290-329 . 999MHz as shown
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Thumbwheel Selection and SM160 Output
VALID
ST 2nd MST SM160 OUTPUT FREQ
6 60 - 69.999MHz YES
7 70 - 79 .999MHz YES
8 80 - 89.999MHz YES
9 90 - 99.999MHz YES
2 4 *60 - 69.999MHz YES
2 5 *70 - 79.999MHz YES
2 6 *80 - 89.999MHz YES
2 7 *90 - 99.999MHz YES
2 9 *110 - 119.999MHz YES
3 *120 - 129 .999MHz YES
3 1 *130 - 139.999MHz YES
3 2 *140 _ 149.999MHz YES
* These are mixed (up converted) with 180MHz
to produce 240-270 or 290-320MHz
MST = Most significant thumbwheel (on opera-
tor's left)
All other frequencies are invalid.
As are all other MST & 2nd MST.
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that line which provides an indication of a valid invalid fre-
quency (Hi=0NE=Vcc=+5=VALID and LOW=ZERO=GND=INVALID) . The
remainder of Figure 3.5 is merely a set of 3-TERMINAL regula-
tors used to provide the proper power supply voltages and
currents to the SM160 and to produce + 24 VOLTS which is used
to illuminate the lamps and power the lamp drivers.
D. LOW POWER SECTION
The purpose of the LOW POWER SECTION, shown in the center
of Figure 3.8, is to provide a signal of fixed power and in
the frequency range 240-270MHz for the RECEIVER TEST or 290-
320 MHz for the TEST XMTR. The ROCKLAND SYNTHESIZER generates
frequencies of 10 0KHz-160MHz ; determined by the CONTROL BUS.
If the RVCR TEST has been selected the frequency out of the
ROCKLAND will be 90-120MHZ so as to mix with 150MHz from SI
and produce a signal at 240-270MHZ. If the TEXT XMTR has been
selected, the ROCKLAND will produce frequencies of 110-140MHZ
so as to mix with 180MHz from SI and yield a signal at 290-
320MHz. The control bits for the selection of 150 or 180MHz
at SWITCH SI are the same control bits which select the signal
path thru SWITCH S2 and will be discussed in the SELECTION AND
LAMP SECTION. After up-conversion (mixing in the MERRIMAC
DMM4-250 MEDIUM LEVEL MIXER) the signal is sent thru a DOUBLE
BALANCED MIXER, PSK MODULATOR, AMPLIFIER, an unspecified BAND-
PASS FILTER, and a 2-WAY DIVIDER. One output of the 2 -WAY
DIVIDER is sent to SWITCH S2 for routing the signal to the
RCVR TEST or TEST XMTR SECTIONS. The other output of the










































converts the R.F. energy into a proportional positive D.C.
voltage. The positive output of the detector is applied to
the POSITIVE DETECTOR OUTPUT TERMINAL of the LOW POWER
LEVELING LOOP Figure 3.9. Figure 3.10 is the component lay-
out of the LOW POWER LEVELING LOOP. A brief explanation of
the DOUBLE BALANCED MIXER will aid in the understanding of
the LOS POWER LEVELING LOOP. The CMl DOUBLE BALANCED MIXER
manufactured by CIMARRON CORP. is being used as a current-
controlled attenuator. The IF input port shown on Figure
3.11 can be driven with a D.C. control current to provide a
variable attenuation from the RF input port to the RF output
port also shown on Figure 3.11. The plot on Figure 3.11 was
taken from the specification sheet from the CMl /
—
5_7- The
operational amplifier (OPAMP) 741 provides this D.C. con-
trol current to vary the amount of RF energy passed thru the
DOUBLE BALANCED MIXER shown on Figure 3.8. On Figure 3.8,
to summarize, the RF energy from the MERRIMAC MIXER is am-
plified by the AM108, split by the MERRIMAC 2 -WAY DIVIDER,
changed to a D.C. voltage by the ENGLEMAN detector and al-
tered by the 741 to become a control current for the variable
attenuation properties of the CIMARRON D.B.M. The two main
questions which remain are (1) at what power level (i.e.,
attenuation value) is the loop set to operate and (2) how are
instantaneous changes in RF power taken into account. A value
of RF power into the detector which produces 1X10 VOLTS
was chosen as the R.F. power calabration point. The R.F.
power calibration point is the level of power above which the






























































































































This is the equivalent effect of a D.B.M. using current to^change
R and thereby changing the energy transfered from RF to RFOUT
R = CURRENT CONTROLLED ATTENUATOR
C = D.C. BLOCKING CAPACITORS
Figure 3.11
Double Balanced Mixer (DBM)
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controlled attenuator. PIN 2 of the 741 on Figure 3.9 is a
"VIRTUAL" ground so with
. 1V0LTS , from the detection thru 10K.T,
a current of lOyamps flows thru the 10KJ2' resistor therefore,
the lOyamps into the "virtual" ground must be nullified in
order for the OPAMP to recognize a power increase and reduce
the current into the DBM (so as to increase the attenuation)
and correspondingly bring the power back down. The 1.2MQ* re-
sistor, of Figure 3.9, tied between -12V and the virtual
ground cause lOyamps to flow away from the "virtual" ground
and thereby nullify the lOyamps into the "virtual" ground.
Before proceeding to the question of how instantaneous changes
in RF power are taken into account, one should observe the
purpose of R5 and Dl in Figure 3.9. R5 is used only to limit
the maximum current into the D.B.M. (12VT400=25ma) and Dl is
used to ensure the current does not flow out of the D.B.M.
(i.e., limit the direction of current flow to one-way) . The
7812 and 7912 of Figure 3.9 are THREE-TERMINAL REGULATORS
which provide proper power supply voltages for the OPAMP.
Now to consider the closed-loop response to instantaneous
changes in power. Consider the system of Figure 3.12 with
some gain (G) , a response TIME ( t) to changes, an integrator
and some reference voltage (b)
_
3_/.
The block diagram system and the one used in the LOW-
POWER LEVELING LOOP are shown in Figure 3.12 and an abbre-
viated derivation of the closed loop response time is shown.
Reference 3 has the detailed derivation for the block diagram




















( 400 ) b = .1 VOLTS
K = 2.5X10
-7
(C) (10 ) (400)
a is determined by choosing the lma point on the graph in
Figure 3.11. Now determine the slope at this point (8.7)
dB/ma
10 dB/ma




T = 3.4 X 10 C T = CLOSED LOOP RESPONSE TIME
CONSTANT
EXAMPLE: IF C = lyfd t = 34mSEC
Figure 3 . 12
Response Time Of Leveling Loop
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be calculated, if desired, once the closed loop response time
(i.e., the value of C) is determined. As a note, on Figure
3.9, CI is l.Oufd which makes the system response time = 34
mSEC as shown on Figure 3.12 and the gain (K) of the OPAMP
i.e. , K- . 25
.
E. PSEUDO-RANDOM SEQUENCE GENEPATOR
A detailed explanation of the basic operation of pseudo-
random sequence generation or of maximal-length sequences
(MLS) will not be given here, but is contained in reference
4. However, the operation of TEST BOARD ONE MAXIMUM LENGTH
SEQUENCE GENERATOR, Figure 3.13, will be covered. The com-
ponent layout of TEST BOARD ONE is shown in Figure 3.14. The
PSK modulate the RF power sent to the TEST SMTR section. This
will allow the operator to observe the envelope of a PSK
signal while doing system testing. The length of the MLS is
9511(2 -1) bits and the choice of sequence was made so it would
be the same 511 bit sequence as the HEWLETT-PACKARD MODEL 16 45A
BIT ERROR RATE MEASUREMENT DEVICE. This is not a system com-
ponent but is widely used for Navy bit error rate testing.
Fibure 3.13 shows the schematic of the MLS generator. The
clock for the 74164-U7 (SIPO) shift register and the 7474-U6
is derived from Ul a 19.2KHZ CRYSTAL OSCILLATOR. U2 , U3 , U4
and U5 are 7474 flip-flops which are used to divide the 19.2
KHz into the CLOCK frequencies of 9 . 6KHz , 4 . 8KHz , 2.4KHz,
1.2KHZ, 600Hz, 300Hz, and 75Hz. The selection of the clock
is made by the CIB CLOBK SELECT BITS BO(LSB), Bl, B2 (MSB)
.
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U7-74164 are added together MODULO-TWO (EXOR) and the resul-
tant output is used as the input PIN 12 of U6-7474 "D" TYPE
FLIP-FLOP to produce the MAXIMUM LENGTH SEQUENCE. In order
to prevent the MLS from sequencing into the all zeros state
a comparison of each parallel output of the 74164-U7 and the
output of U6-747 4 PIN 9 is made. All of these are Nor ' ed to-
gether in U8-74260 and the NAND'ed and tied to the set input
of U6-7474 PIN 10. If the clock is low and the all zeros
state is observed, the set line is brought low to change the
output of U6 PIN 9 to a high value and restart the sequence.
The CIB has the ability to select either the MLS to the
MODULATOR (PSK) or no MLS to the MODULATOR (PSK) or no MLS
to the MODULATOR (C.W.). The operator may observe the MLS
at the BNC connector on the TEST UNIT FRONT PANEL or at the
LED located on TEST BOARD ONE near U12
.
F. RECEIVER TEST SECTION
The RCVR TEST SECTION at the TOP of Figure 3.8 receives
the 240-270MHZ, leveled, RF POWER signal from the LORCH SWITCH
S2 "1", reduces the level 4 0dB with a fixed attenuator,
reduces the level from to 63dB with CIB programming and
routes the signal from the LORCH SWITCH S3 to the locations
necessary for injection of the RCVR TEST SIGNALS RTl , RT2
,
RT3. The large amount of attenuation is necessary so as to
reduce the injected power to a level to which the receivers
are capable of responding. It should be noted that the
DAICO attenuators throughout the TEST UNIT require control
voltages of 22V-30V. Therefore, C.I.B. control bits necessary
66

to change the attenuations are applied to the input of 2 03
(+2 8V) DRIVERS on CMBl (Appendix H) and then the output of the
200 3 is applied to the attenuator. The control to select RCVR
TEST (i.e., S2 "1") will be covered in the SELECTION AND
LAMP SECTION.
G. TEST TRANSMITTER SECTION
The "2" output of LORCH SWITCH S2 on Figure 3 . 8 is ampli-
fied by the ZHL-lA to provide +2 0dBm input power of the WSC-5
AM6600 HIGH POWER AMP. With a gain of 30dB, the AM6600 is
capable of sending 100W to the TRANSFER SWITCHES S7 and S8
and finally on to the antennas (i.e., signals XT1 or XT2) or
to the DUMMY LOAD. A 100W TERMINATOR is attached to the
portion of S8 to which power is not being routed to prevent
signals from eminating to or from the unused line. The HIGH
POWER LEVELING LOOP has the integrator and the D.B.M. con-
tained in the AM6600. The coupler is used to sample the AM6600
output power and send a portion to the DAICO programmable
attenuator. The ENGLEMAN DETECTOR converts the R.F. energy
to a D.C. current which is sent directly to the AM 6600 in the
AUTOMATIC MODE. In the MANUAL MODE the operator has control
over the D.C. current sent to the AM6600. The HIGH POWER LOOP
drives the H.P.A. so the detetor applies a fixed D.C. voltage
level to the leveling part of the H.P.A. The maximum POWER
OUT of the TEST XMTR occurs when the maximum attenuation has
been placed in the loop; MAXIMUM CURRENT-MAXIMUM GAIN of
AM6600. The minimum POWER OUT occurs when the minimum
ATTENUATION has been inserted. the HIGH POWER LEVELING LOOP
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remains to be calibrated (i.e., amount of power out for an
inserted attenuation)
. The control to select the TEST XMTR
will be covered in the next section as will the turning on
and off of the AM6600 (RF KEYLINE)
. The wiring of switches
S7 and S8 is covered in Appendix F.
H. SELECTION AND DISPLAY SECTION
The selection of the MARKER ON-OFF , the display of an
INVALID FREQUENCY, and the control bits for SWITCH S4 (Figure
3.4) to select 60-90MHz MARKER, or 240-270 and 290-320MHz
MARKER are contained on Figure 3.15. The MARKER ON and




2_/ to retain a signal corresponding to the
closure of either switch. The "MARKER ON" is sent to U14
and NAND ' ed with a low frequency clock (—1Hz) and sent to U21
for blinking the "MARKER ON" lamp. If the MARKER OFF SWITCH
is pressed, the MARKER ON lamp is extinguished and the MARKER
OFF signal from U13 goes directly to U21 to illuminate the
MARKER OFF LAMP. If MARKER ON SWITCH has been pushed, the
frequency selected by the THUMBWHEELS is valid, and a frequency
of 60-90MHZ is dialed on the THUMBWHEELS then SWITCH will be
placed in the "2" position (i.e., PIN 14 of Jl is LOW). If a
frequency of 240-270 or 290-320MHz is dialed on the THUMBWHEELS
and all else is the same then S4 "1" (i.e., PIN 13 of Jl)
will be low. The LORCH SWITCHES are "ACTIVE-LOW" (NEGATIVE
TRUE LOGIC) . If either an INVALID FREQUENCY is dialed or the
MARKER OFF button is pushed then both S4 control bits are HIGH






























































INVALID is determined by observing the two most significant
bits of the most significant THUMBWHEEL. If either of these
is HIGH or if the signal on PIN 22 U22 (PROM) is LOW, then
the frequency is not valid. The schematic for the lamp test
switch is shown on Figure 3.15. Figure 3.16 is the component
layout for TEST BOARD TWO.
The control of the signal which is displayed (RSI, RS2,
RS3, XI, X2, RC1, RC2, RC3) on the 7613 is shown in Figure
3.17. The eight switches are connected to a priority encoder
Ul-74148 which puts out a 3 BIT address of the one of eight
switches which has been pushed. U3-74175 latches the 3 bit
address and sends the 3 bits to U6-74138 a 3 to 8 decoder.
This decoder sends a LOW signal out on a line corresponding
to the switch which had been pushed. This line remains LOW
due to the latching of U3-74175. This low, through U7-7404
and U9-2003, illuminates the lamp under the pushed switch.
The LOW signal is sent to LORCH SWITCHES S5 or S6 (ACTIVE LOW)
to route the appropriate signal to the 7613. If one of RC1,
RC2, or EC3 are selected, U5-7412 and U8-7404 cause the signal
RC1, RC2, or RC3 to be routed through S5 thru S6 and into the
7613; Figure 3.4 shows this routing clearly. This selection
of S5 or S6 is done by making the S6/S5 SWITCH TRANSITION
LINE LOW.
The purposes of TEST BOARD TWO RCVR TEST AND TEST XMTR
CONTROL, Figure 3.18, are to:
(1) provide control bits for the selection of RCVR TEST
SIGNALS RTl, RT2 , or RT3 (on SWITCH S3 Figure 3.8) and



































































































































(2) provide control bits for the selection of RCVR TEST
and blink the RCVR TEST ENABLE lamp.
(3) provide control bits for the selection of TEST XMTR
and blink the TEST XMTR ENABLE lamp.
(4) provide control bits for the selection of XMIT or
DUMMY LOAD and illuminate the DUMMY LOAD lamp if DUMMY LOAD
selected or extinguish it if in XMIT.
(5) provide control bits for the selection of XT1 or XT2
and illuminate the XT1 or XT2 lamp.
(6) provide status for monitoring the RCVR TEST, TEST
XMTR, XT1, XT 2, XMIT, and DUMMY LOAD.
The CIB provides 3 bits to select RT1 , RT2, or RT3 into
Ull-7408. U19-7404 is used to drive the appropriate line to
SWITCH S3 low. The RTl , RT2 , or RT3 lamp is illumianted by
the appropriate line through U10-2003. The RCVR TEST must
have three additional bits set HIGH before RTl, RT2 , or RT3
control bits can activate any portion of S3. The RCVR ON/
OFF CONTROL BIT and the RCVR DISABLE CONTROL BIT (both con-
trolled by the CIB) both must be HIGH and, in addition, the
operator must have selected the RCVR TEST by pressing the
RCVR TEST ENABLE switch. If any one of these is not accom-
plished, then the RCVR TEST SIGNALS RTl, RT2 , or RT3 will not
be available. The TEST XMTR must have three bits set HIGH
before the TEST 2<MTR RF KEYLINE is grounded which turns on
the AM6600. The XMTR ON/OFF CONTROL BIT and the XMTR DISABLE
CONTROL BIT (both controlled by the CIB) must be high and, in
addition, the operator must have selected the TEST XMTR by
74

pressing the TEST XMTR ENABLE SWITCH. The XMIT/DUMMY LOAD
select bit and the XT1/XT2 select bit comes from the CIB
thru U16-2003 and back to S7 and S8 of Figure 3.8. The status
of the RCVR TEST and the TEST XMTR (i.e., whether all three
of the bits are HIGH) is routed to the input port of a DR11C
in order that the computer may monitor both the RCVR TEST
condition or the TEST XMTR condition. In addition a status
line for XMIT, one for DUMMY LOAD and one for XT1/XT2 is also
attached to the same DR11C to monitor the condition of switches
S7 and S8.
I. KEY ENCODER AND LAMP MATRIX
The ability to have user defined push-buttons is a de-
sireable feature and has been implemented as shown in Figures
3.19 and 3.20. The KEY ENCODER MM5740AAD on Figure 3.19 manu-
factured by National Semi Conductor Corp. is capable of pro-
ducing an eight bit code for input to a DR11C, based on the
closure of switch contacts connected to J3. The 7414-U19 is
a Schmitt trigger which clocks the 57 40 every 30 mSEC so the
ENCODER scans X1-X9 and Y1-Y10 for a closure. Proper hand-
shaking lines to and from the DR11C are also provided;
DATA STROBE OUTPUT and DATA XMITTED . Based on which switch
is closed, KEYBOARD PARSING SUBROUTINES will be written to
react to any code (key closure) which is placed into the
DR11C from the 5740. In order to light the lamp beneath the
switch, which had been pressed, the DR11C provides an output
to Jl on Figure 3.19. Each pin of Jl will receive 7 con-
secutive bits of information which are loaded serially into
75

the 74164 and provided to the 2003 in parallel which lights
the appropriate lamp. The LAMP TEST SWITCH is provided.
CONNECTOR ANl is used to bus +28 VOLTS onto the key encoder
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As previously discussed, the SPECTRUM ANALYZER section of
the TEST UNIT is capable of monitoring eight signals: RSI, RS2,
RS3, XI, X2, RC1, RC2, and RC3 . The major factors limiting
the number of signals monitored are U174148 (8 to 3 line
PRIORITY ENCODER) , U374175 (LATCH) and U674138 (3 to 8 line
DECODER) . If ONE 74147 (10 to 4 line PRIORITY ENCODER) , the
74175 (LATCH) and a 7443 (4 to 10 line DECODER) were used, the
SPECTRUM ANALYZER section would be capable of monitoring up to
10 signals by merely changing the size of S5 and S6 to 6 WAY
SWITCHES (EACH) . An additional lamp driver 2 00 3 would be re-
quired as would additional switches on the front panel. One
additional caution should be mentioned about the SM160 in the
SPECTRUM ANALYZER section. The SM160 installed receives an
external standard of 1 MHz for stability and does not use the
internal 1MHz crystal oscillator. The caution - one should
insure the jumper, normally installed by the factory and re-
quired for the internal 1MHz, is removed in order for the ex-
ternal 1MHz to operate the SM160. Another possible future
change to the test unit, the TEST XMTR could be modified to
transmit to all three antennas instead of the two presently
used. An additional transfer SWITCH S9 (not shown on Figure
3.8) could be added (plus a 100W terminator) to allow power
to be routed to XT3 . SWITCH S7 would still be switching to
XMIT or DUMMY LOAD while SWITCH S8 would be used to switch
80

between XT1 or XT2/XT3. SWITCH S9 would switch between XT2
or XT3 . Sufficient control bits are available in BYTE 1 of
BYTE of Appendix F
.
Appendices G thru T and EE are valuable in order to con-
struct similar TEST UNITS.
Resistors Rl and R2 of TEST BOARD ONE (Figure 3.5) should
be moved to a position external to TEST BOARD ONE to allow
sufficient cooling of these resistors.
TEST BOARD FOUR (Figure 3.6) may be eliminated by placing




The DIGITAL CONTROL and TEST UNIT subsystems for the
Satellite Signal Analyzer System have been designed and con-
structed and are ready for use with the remainder of the sys-
tem to be built. The digital control subsystems is capable
of controlling all digitally programmable devices in the
S.S.A. The fifteen CIB ' s with the 32 bits each allowed suf-
ficient control for all applications (RF UNITS , SYNTHESIZERS,
ETC.). The TEST UNIT is capable of monitoring RSI, RS2, RS3,
RCl, RC2, RC3, XI, and X2 , injecting RT1, RT2 , RT3 into the
"FRONT-END" of the receivers, making "round-trip" measure-
ments thru the satellite and measuring the Noise Figure/






A. PDP 11/34 CONTROL
1. Attach Device Simulator (Light Board) to C.I.B. in question
2. Turn PDP 11/34 to On
3. Push Control & Halt/SS simultaneously (PDP 11/34) to stop CPU
4. Push Control & Boot simultaneously to obtain "Monitor" on screen
5. Type L. 167772* (loads CIB address)




D7 D6 D5 D4 D3 D2 Dl DO - - S3 S2 SI SO Al AO








Y6 (4) + Y 5 (2) + Y^d)
Y 3 (4) + Y 2 (2) + Yi(l)
Y (4) +0 +
Q 3 (4) + Q 2 (2) + QxCl)
Q (4) + Ri(2) + Ro(l)
See example on figure
Observe Device Stimulator
Repeat Steps 6, 7, and 8 as desired
Alternate E's and D's to ensure PDP 11/34 communicates with C.I.B,
only. If E's and D's are not alternated, the address to which
the PDP 11/34 is communicating will increment by one. In order
to return to address 167772, one must start at Step (1).
NOTE: A = Space Bar




MANUAL CIB TEST PROCEDURES
WITHOUT PDP 11/34
1. Attach Device Simulator (Light Board) to C.I.B. in question
2. Attach Computer Simulator to C.I.B. Driver Board
3. Set Dip Switches on Computer Simulator as desired
4. Press New Data Ready
5. Observe Device Simulator






THUMBWHEEL SERIES -T-7 5-05
WITH COMPLEMENT + COMMON
These thumbwheels provide a Binary-Coded-Decimal (BCD)
code for each position 0-9. Four COMPLEMENT outputs are pro-
vided which either make a connection from one of the outputs
to ground or makes no connection. The pull-up resistors
attached to the thumbwheel outputs (Figures 3.6 and 3.7) will
make the lines to the SM160 TEST BOARD ONE and the PROM be a
HIGH value when the thumbwheel does not pull the line to
ground, thereby defining a high when the output makes no con-






7418 6 FUZEABLE LINK PROM
















ALL OTHER PROM ADDRESSES HAVE PROM OUTPUT = 00 (HEX)
7 4186 = TEXAS INSTRUMENT PROM
NOTE: ADF = MOST SIGNIFICANT BIT OF THE PROM ADDRESS
DO 8 = MOST SIGNIFICANT BIT OF THE PROM OUTPUT
PROM = POSITIVE TRUE LOGIC
HEX = HEXADECIMAL CODING




TEST UNIT CIB PROGRAMMING









1 = CW = PSK
BIT 2 (MSB) CLOCK SELECT FOR MLS
CLOCK SELECT
CLOCK SELECT
1 = NO ATTENUATION
1 = NO ATTENUATION
1 = NO ATTENUATION







BYTE 2 D7 1 = RT2 SELECT
D6 1 = RT1 SELECT
D5 1 = RT3 SELECT
D4 = AT1-1 1
D3 = AT2-16 1
D2 = AT2-16 1
Dl 1 = RCVR TEST ON









BYTE 1 D7 1 = TEST XMTR ON = TEST XMTR OFF
D6 1 = TEST XMTR ENABLE = TEST SMTR DISABLE
D5 1 = XMIT (S7) = DUMMYLOAD (S7)
D4 1 = XT1 (S8) = XT2 (S8)
D3 - NOT CONNECTED
D2 - NOT CONNECTED
Dl 1 = Sl"l" = S2"l"




(page 2 of 2)
BYTE D7 = AT3-16 1 = NO ATTENUATION
D6 = AT3-8 1 = NO ATTENUATION
D5 = AT3-4 1 = NO ATTENUATION
D4 = AT3-2 1 = NO ATTENUATION
D3 = AT3=1 1 = NO ATTENUATION
D2 - NOT CONNECTED
Dl - NOT CONNECTED
DO - NOT CONNECTED
D7 = MSB
DO = LSB
AT 1 AND AT2 APE ATTENUATORS USED IN THE RCVR TEST OF FIGURE 3
AT 3 IS AN ATTENUATOR USED IN THE HIGH POWER LEVELING LOOP OF
THE TEST XMITTER ON FIGURE 3.8




WIRING OF SWITCHES S7 AND S8
The transfer switches S7 and S8 manufactured by TELEDYNE
MICROWAVE ARE SPOT switches with four ports designed to
switch a common input between either of two outputs. The
switch is activated by two control bits applied to the "1"
and "2" terminals from the CIB thru a 2003 DRIVER. In the
failsafe position (DUMMYLOAD for S7) port Jl is connected to
J2 and J3 to J4 . In the energized position ( + 23V on "1" with
respect to "2") Jl is connected to J3 and J2 to J4
.
Each switch contains indicator terminals labeled A, B,
and C. The terminals were used to indicate the status of
each switch to the PDP 11/34 and to illuminate the appropriate
lamp on the front panel of the test unit. In the failsafe
position (DUMMYLOAD for S7) terminal C is connected to ter-













LINE FROM TES 1
BOARDS 1 & 2
TO TEST UNIT
BOARDS 1 & 2 RETURN (+5)
COMMON TO ALL LAMPS
L =LAMP INSIDE FRONT
(BACKVIEW) CAP




FROM TEST BOARDS 1 & 2
COMMON TO ALL LAMPS
(BACKVIEW)
FOR LAMP TEST SWITCH:
RETURN (+2 8V)
; BACKVIEW)
TO TEST EOARDS 1 & 2
FOR ALL 2003 PIN 9
+2 4V FROM TEST BOARD 1
COMMON TO ALL LAMPS
NOTE: LAMPTEST SWITCH
SCHEMATIC IS SHOWN
ON TEST BOARD ONE
Figure 3.15
NO = NORMALLY OPEN TO C
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PRINTED CIRCUIT BOARD SOLDER DIPPING PROCEDURE
I. EQUIPMENT REQUIRED :
(a) 60/40 Solder - Quantity as Needed
(b) Flux - Kester's 1585 Liquid
II. TEMPERATURE OF SOLDER BATH = 485-500°F
III. PROCEDURE :
(a) Dip P.C. Board into Flux
(b) Place P.C. Board approximately 1/2" over a hot
plate for 10-15 seconds
o(c) Place heated P.C. board into solder bath at 15
angle from horizontal
(d) Allow P.C. board to remain in solder bath for
approximately 2-3 seconds
IV. ICICLING : If icicling occurs the P.C. board has been
allowed to remain in the liquid solder
either too long or not long enough. Experi-
mentation will eliminate icicling.
NOTE: This procedure applied to P.C. boards which are plated


















5% DIGIT BCD (1, 2, 4, 8 BCD)
ALL PROGRAMMING LINES ARE TTL
POSITIVE TRUE
ECL LEVELS INTO 50ft 0.7 VOLTS Peak-to-
Peak or + 2dBm + ldB
+8 to +10 VDC at 800ma
+22 to +30 VDC at 50ma
TRW CINCH 50-44A-30 CONNECTOR IS
44 PIN .156 CENTERS
MSD 2nd MSD 3rd MSD 4th MSD
FUNCTION 1 8 4 2 1 8 4 2 1 8 4 2 1
PIN NUMBER B 2 3 4 5 6 7 8 9 10 11 12 13





8 4 2 1
14 15 16 17
XlOKHz
LSD
8 4 2 1





+5 VOLTS ON PIN X IS AN OUTPUT TO SM160 CONNECTOR
GND: 1, 22, F-W, Z
OUTPUT: SMA FEMALE
REMOVE JUMPER IF EXTERNAL 1 MHz STANDARD IS USED. JUMPER IS
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